

COM-HPC-Mini


COM-HPC-Mini Base
PICMG COM-HPC CDG Rev 2.2
PICMG COM-HPC MBS Rev 1.2 Draft V0.51c

Rev.A1

PCB Size : 304.8 mm x 243.84 mm
(12000 mils x 9600 mils)

ADLINK P/N : 51-77110-0A10

Block Diagram



Page

01	Cover Page & Block Diagrams
02	Power Distribution
03	SMBUS/I2C/CLK Distribution
04	Power Delivery
05	Reset
06	Reserved
07	ATX24_Power&PWR_SYS REST_BTN
08	COM HPC CON ABCD (J1)
09	Reserved
10	Module series port
11	DP
12	eDP/ DSI_Panel PWR
13	eSPI DBG Header
14	USB 2.0 1*2 & Front USB 2.0
15	Giga LAN_10G 1*2 Stack up
16	SIO_NCT6126D/Port 80
17	HDA codec ALC888
18	PCI EXPRESS x4
19	PCI EXPRESS x8
20	M.2 Key-M Slot/SATA
21	PCIE Clock Buffer
22	Misc. & GPIOs & GP SPI
23	SPI BOOT & SEL
24	SNDW 0:3
25	Reserved
26	Module FAN & LID/Sleep BTN
27	I2C EEPROM/SMBUS/Smart Batt
28	Reserved
29	USB3.2 Gen2_Rear IO
30	Reserved
31	Reserved
32	PD_TPS65994BH
33	USB Type-C 2port
34	Hayden Bridge_POWER/GND
35	Hayden Bridge_TBT Port
36	Hayden Bridge_MISC_DEBUG
37	8-20VIN_P_+12V-LT8390
38	8-20V_3V5V/20A/16A-TPS51225
39	Power_P_+1V8
40	Power_P_+3VSB&P_+1V8SB
41	Module Type Detction
42	HOLE
43	Change History




Table 123: Input Power – Wide Range Vin – Mini Module

Power Rail	Module VCC Pin Current Capability 20% derated (Amps)	Input Range (Volts)	Minimum Input (Volts)	Max Module Input Power (at minimum input voltage) (Watts)	Assumed Conversion Efficiency	Max Module Load Power at minimum input voltage (Watts)
VCC	12 * 1.12 = 13.4	8 - 20	8.0	107	85%	91
VCC_RTC	1.12	2.3 - 3.3	2.3			

SMBUS/ I2C

resistance Reserved

Connector Row ABCD

SMBus
C86/C87

PICMG 3.0: Standby power

Level shift Buffer
TCA9517A

P_+1V8SB to 3V3SB

N-MOS

2.2k P3V3

PCIE Clock
Buffer
RC19004A

Address: D8h

Super I/O
NCT6126D

Address: 2Eh

PCIE
x4 Slot

PCIE
x8 Slot

eSPI External
Debug Header

Smart
Battery

SM Bus(3V3SB)
Pinheader

Level shift Buffer
TCA9517A

PICMG 1.0: S0 power
PICMG 2.0: Standby power
PICMG 3.0: Standby power

Level shift Buffer
TCA9517A

P_+1V8SB to 3V3SB

EEPROM
AT24C02D

Address: A4h

Smart
Battery

Level shift Buffer
TCA9517A

I2C0 Bus(3V3SB)
Pin header

I2C1 Bus
C96/C97

Level shift Buffer
TCA9517A

I2C1 Bus(P_+1V8SB)
Pin header

Standby power
USB4_PD_I2C
B35/B36

N-MOS

P_+1V8SB to 3V3SB

I/O Expander
TCA9555PWR

Address: 4Eh

SML1
B29/B30
(1MHz)
Standby power

N-MOS

P_+1V8SB to 3V3SB

PD Controller
TPS65994BH

I2C PD I2C, 7 bits
Port A: 20h, Port B: 24h

SML1 slave
TBC

SML0
B32/B33

Hayden Bridge
JHL9040R

I2C TBC

Hayden Bridge
JHL9040R

I2C TBC

CLK

PCle_REFCLK0_LO
PCIE Lane [0:7]
C59/C60

PCle_REFCLK0_IN
A11/A12

PCle_REFCLK0_HI
PCIE Lane [8:15]
C56/C57

eSPI_CLK
A54

PCIE Clock
1to 4 Buffer
RC19004AGNL
85 ohm
100 MHz

DIF0

DIF1

PCIE x 4 SLOT

M.2 M Key

PCIE x 8 SLOT

15 ohm

0 ohm

CLK1

19.2MHz-33 MHz

Super I/O
NCT6126D

0 ohm

CLK2


eSPIExternal
Debug Header




ADLINK TECHNOLOGY INC.
No.66,Huaya 1St Rd.,Guishan Dist.,
Taoyuan City, Taiwan
TEL :+886-3-216-5088
FAX:+886-3-328-5706
http://www.adlinktech.com

Title SMBUS/I2C/CLK Distribution		
Size A3	Document Number COM-HPC Mini Base	Rev A1
Date: Friday, October 10, 2025	Sheet 3 of 43	

499ohm supports 1MHz speed (Default)
2.2Kohm supports 400MHz speed.
10Kohm supports 100KHz speed.







ADLINK
TECHNOLOGY INC.

ADLINK TECHNOLOGY INC.
No.66, Huayra 1st Rd., Gutshan Dist.,
Taoyuan City, Taiwan
TEL: +886-3-216-5088
FAX: +886-3-328-5700
<http://www.adlinktech.com>

Title Reserved		
Size C	Document Number COM-HPC Mini Base	Rev A1
Date: Wednesday, May 21, 2025	Sheet 6 of 43	











		ADLINK TECHNOLOGY INC. No.66, Huayra 1st Rd., Gutshan Dist., Taoyuan City, Taiwan TEL: +886-3-216-5088 FAX: +886-3-328-5700 http://www.adlinktech.com	
Title Reserved			
Size C	Document Number COM-HPC Mini Base		Rev A1
Date:	Wednesday, May 21, 2025		Sheet 9 of 43

UART0 from module

TX0 / RX0






UART0_TX R1323 NI 0ohm +1% UART0_TX T
UART0_RTS R1333 NI 0ohm +1% UART0_RTS T
UART0_RX_T R1334 NI 0ohm +1% UART0_RX
UART0_CTS_T R1335 NI 0ohm +1% UART0_CTS




UART1 from module

TX1 / RX1








UART1_TX	R1310	10ohm +1%	UART1_TX T
UART1_RTS	R1315	10ohm +1%	UART1_RTS T
UART1_RX T	R430	10ohm +1%	UART1_RX
UART1_CTS T	R1316	10ohm +1%	UART1_CTS











Port 1







Co-layout



eDP



Co-layout




eDP/DSI Panel PWR

COM-HPC Mini Base

Debug Header (ESPI)

Reference :
618367-TGL-H BEP Plus CRB





ADLINK
TECHNOLOGY INC.

ADLINK TECHNOLOGY INC.
No.66,Huaya 1St Rd.,Guishan Dist.,
Taoyuan City, Taiwan
TEL :+886-3-216-5088
FAX:+886-3-328-5706
<http://www.adlinktech.com>

Title

eSPI DBG Header

Size

B

Document Number

COM-HPC Mini Base

Rev

A1

Date

Wednesday, May 21, 2025







Sheet

13





of

43






USB 2.0 [2, 4]











USB 2.0 [6:7] for Front Panel



Giga LAN (10G)_RJ45 1*2 stack up











**Below parts can't support wide temp.
71-00888-03LD ALC888S-VD2-GR 0~70°C
78-2261L-2500 MLCG XGR 22uF 4V M 0603 -55~85°C

Configuration 1: (7.1 Channel Solution)
Rear Panel: 6 jacks have specific functionality
Front Panel: 2 or 3 jacks are Universal Audio Jack

Pin Assignment	Location	Re-tasking
FRONT (pin-35/36)	Back Panel	AMP output, line input
SURR (pin-39/41)	Back Panel	Line output, line input
CDN/LFE (pin-42/44)	Back Panel	Line output, line input
SIDESURR (pin-45/46)	Back Panel	Line output, line input
LINE1 (pin-23/24)	Back Panel	Line output, line input
MIC1 (pin-21/22)	Back Panel	Line output, line input, mic input
LINE2 (pin-14/15)	Front Panel	AMP output, line input, mic input
MIC2 (pin-16/17)	Front Panel	AMP output, line input, mic input




20250422 Hainyu
F: AUD change from Stuff to NI
Note: PN change from 21-6110E-2050 to 21-61180-2050 (NCS)
For Front panel HDA using




Model	HDA code: ALC888	Pin	1
Product	COM-HPC Mini Board	Pin	2
Version	1.0	Pin	3

PCI Express Hot-Plug controller detects


PULL-UP




The WAKE# signal is an open drain, active low signal that is driven low by a PCI Express component to reactivate the PCI Express slot's main power rails and reference clocks.




PCIe x4 Slot (PCIe 0-3)



EMI request : 0.1u Cap




TX CAP close to PCIe CN1
RX CAP on PCIe Slot Card.



From CLK Buffer


Co-lay




		ADLINK TECHNOLOGY INC. No.66,Huaya 1St Rd.,Guishan Dist., Taoyuan City, Taiwan TEL :+886-3-216-5088 FAX:+886-3-328-5706 http://www.adlinktech.com	
Title PCI EXPRESS x4			
Size B	Document Number COM-HPC Mini Base		Rev A1
Date: Wednesday, May 28, 2025		Sheet 18 of 43	

PCIe x8 Slot (PCIe 8-15)

TX CAP on Module
RX CAP on PCIe Slot Card.



Change to below part for Gen5
WIN WIN, WPEH-098AK1B3CHW8, Gen 5, open wall



Power Supply Rail Requirements

Power Rail	x1 Connector	x16 Connector
+3.3V		
Voltage tolerance	9%	9%
Supply Current	3.0 A	3.0 A
Capacitive Load	1000 uF	1000 uF
+12V		
Voltage tolerance	8%	8%
Supply Current	0.5 A	4.4 A
Capacitive Load	300 uF	2000 uF
+3.3Vaux		
Voltage tolerance	9%	9%
Supply Current		
Wakeup Enabled	375 mA	375 mA
Non-wakeup Enabled	20 mA	20 mA
Capacitive Load	150 uF	150 uF
	25 W	60 W

The power supply rails available at the PCI Express connectors, based on the number of PCI Express lanes supported by the connectors.


Table 4-1: Power Supply Rail Requirements

Power Rail	10 W Slot	25 W Slot	150W-ATX Power Connector	75 W Slot
+3.3V				
Voltage tolerance	± 9% (max)	± 9% (max)	N/A	± 9% (max)
Supply Current	3.0 A (max)	3.0 A (max)		3.0 A (max)
Capacitive Load	1000 µF (max)	1000 µF (max)		1000 µF (max)
+12V				
Voltage tolerance	± 8%	± 8%	+5% / -8% (max)	± 8%
Supply Current	0.5 A (max)	2.1 A (max)	6.25 A (max)	5.5 A (max)
Capacitive Load	300 µF (max)	1000 µF (max)		2000 µF (max)
+3.3Vaux				
Voltage tolerance	± 9% (max)	± 9% (max)	N/A	± 9% (max)
Supply Current				
Wakeup Enabled	375 mA (max)	375 mA (max)		375 mA (max)
Non-wakeup Enabled	20 mA (max)	20 mA (max)		20 mA (max)
Capacitive Load	150 µF (max)	150 µF (max)		150 µF (max)

Notes:


- The maximum current slew rate for each add-in card shall be no more than 0.1 A/µs.
- Each add-in card shall limit its bulk capacitance on each power rail to less than the values shown in Table 4-1.
- System boards that support Hot-Plug add-in cards shall limit the voltage slew rate so that the inrush current to the card shall not exceed the specified maximum current. This is calculated by the equation $dV/dt = I/C$, where:
 I = maximum allowed current (A)
 C = maximum allowed bulk capacitance (F)
 dV/dt = maximum allowed voltage slew rate (V/s)
- The maximum voltage variation between +12V inputs is 1.92 V.

PCIE/SATA Switch




M.2 key-M Slot 1 (PCIe 4-7 Gen5)

TX CAP close to PCIe5_8 RX CAP on M.2 Card.




State #	CONFIG_0 (Pin 21)	CONFIG_1 (Pin 69)	CONFIG_2 (Pin 75)	CONFIG_3 (Pin 1)	Module Type and Main Host Interface ¹	Port Configuration ²
0	GND	GND	GND	GND	SSD - SATA	N/A
1	GND	NC	GND	GND	SSD - PCIe	N/A





SATA 0



SATA 1



impedance 85 ohm




SADR	TRI0	SADR	TRI1	SMBus Address
0	0	0	0	D8
0	0	1	0	DA
0	0	1	1	DE
0	1	0	0	C2
0	1	0	1	C4
0	1	1	0	C6
0	1	1	1	CA
1	0	0	0	CC
1	0	0	1	CE

SLEWRATE SEL
0=Slow Slew Rate
1=Fast Slew Rate

SBI ENQ
0 = SBI is disabled
1 = SBI is enabled


Misc.




Module 5V Status LED(Green)



P5V LED(Green)




S3 Status LED(Blue)




OE# (SUS_S3J)	A (SUS_S4J)	Output Y
L	H	H
L	L	L
H	X	Z

Watchdog LED (Red)




WDT is defined as a high-active signal comes from module indicating that a watchdog time-out event has occurred.

I2C1




I2C0




SMBus


SMBus BUFFER



Module GP_SPI Header




Module GPIOs




Title		Misc. & GPIOs & GP SPI	
Size	Document Number	COM-HPC Mini Base	
Date	Wednesday, May 21, 2025	Sheet	22 of 43

BSEL [0:2] Pulled up on Module to vendor specific power rail











Ref	BSEL[2:0]	Chipset eSPI_CS2# If Available on chipset	Chipset eSPI1_CS1# If Available on chipset	Chipset eSPI0_CS0#	Chipset SPI_CS1#	Chipset SPI_CS0#	Boot Option	Boot Option and CS# Routing Details	Use Case
7a	111	Carrier J1.B55 COM-HPC eSPI_CS1#	Carrier J1.B54 COM-HPC eSPI_CS0#	Module	Module	Module	MAFS on Module	CSME / DT on Chipset SPI0 device on Module BIOS on SPI0 or SPI1 on Module	Most Common Usage
7b							SAFS on Module	CSME / DT on Slave Attached Flash on Module BIOS on Module SAFS	Module EC/MMC with SAFS BIOS on far side of EC/MMC
6	110	Carrier J1.B55	Carrier J1.B54	Module	Module	Carrier J1.B48	MAFS on Carrier	CSME / DT on Chipset SPI0 device on Carrier BIOS on SPI0 on Carrier or on SPI1 on Module	Casino Gaming Removable BIOS option on Carrier
5	101	Carrier J1.B55	Carrier J1.B54	Module	Carrier J1.B48	Module	MAFS on Module	CSME / DT on Chipset SPI0 device on Module BIOS on SPI0 on Module or on SPI1 on Carrier	Casino Gaming Removable BIOS option on Carrier Alternate version
4	100								Spare – reserved for future use
3	011	Carrier J1.B55	Module	Carrier J1.B54 COM-HPC eSPI_CS0#	Module	Module	MAFS on Module	CSME / DT on Chipset SPI0 device on Module BIOS on SPI0 or SPI1 on Module	Same as Ref 7a except eSPI_CS routing
2	010	Carrier J1.B55	Module	Carrier J1.B54	Module	Module	SAFS on Carrier	CSME / DT on Carrier SAFS BIOS on Carrier SAFS	BIOS totally under Carrier BMC control
1	001	Carrier J1.B55	Module	Carrier J1.B54	Module	Module	MAFS on Module and SAFS on Carrier	CSME / DT on Chipset SPI0 device on Module BIOS on Carrier SAFS	BIOS mostly under Carrier BMC control
0	000								Spare – reserved for future use


SPI BOOT



Sound Wire



Title			Sound Wire0/1
Document Number			COM-HPC Mini Base
Date			Wednesday, May 21, 2025
Sheet			24 of 43
Size	C	Rev	A1




ADLINK
TECHNOLOGY INC.


ADLINK TECHNOLOGY INC.
No.66, Huayra 1st Rd, Gutshan Dist.,
Taoyuan City, Taiwan
TEL: +886-3-216-5088
FAX: +886-3-328-5700
<http://www.adlinktech.com>

Title		
Reserved		
Size	Document Number	Rev
C	COM-HPC Mini Base	A1
Date:	Wednesday, May 21, 2025	Sheet 25 of 43




SLEEP BTN





LID BTN



FAN (from module)






I2C EEPROM



Samrt Battery

CAUTION!!
20250411 Hsinyu
Need to re-design 1.8V to 3.3V level shift to support Smart Battery function.






ADLINK
TECHNOLOGY INC.

ADLINK TECHNOLOGY INC.
No.66, Huayra 1st Rd, Gutshan Dist.,
Taoyuan City, Taiwan
TEL: +886-3-216-5088
FAX: +886-3-328-5700
<http://www.adlinktech.com>


Title		
Reserved		
Size	Document Number	Rev
C	COM-HPC Mini Base	A1
Date:	Wednesday, May 21, 2025	Sheet 28 of 43



ADLINK
TECHNOLOGY INC.

ADLINK TECHNOLOGY INC.
No.66, Huayra 1st Rd., Gutshan Dist.,
Taoyuan City, Taiwan
TEL: +886-3-216-5088
FAX: +886-3-328-5700
<http://www.adlinktech.com>

Title		
Reserved		
Size	Document Number	Rev
C	COM-HPC Mini Base	A1
Date:	Wednesday, May 21, 2025	Sheet 30 of 43






ADLINK
TECHNOLOGY INC.




ADLINK TECHNOLOGY INC.
No.66, Huayra 1st Rd., Gutshan Dist.,
Taoyuan City, Taiwan
TEL: +886-3-216-5088
FAX: +886-3-328-5700
<http://www.adlinktech.com>

Title Reserved		
Size C	Document Number COM-HPC Mini Base	Rev A1
Date: Wednesday, May 21, 2025	Sheet 31 of 43	


TPS65994 PD 2Port




DIV			ADCCINx decoded value
MIN	Target	MAX	
0	0.0114	0.0228	0
0.0229	0.0475	0.0722	1
0.0723	0.1074	0.1425	2
0.1425	0.1899	0.2372	3
0.2373	0.3022	0.3671	4
0.3672	0.5358	0.7064	5
0.7065	0.8062	0.9060	6
0.9061	0.9530	1.0	7




EC(Master) to PD(slave) I2C




SOC(Master) to PD(slave) I2C




PD(Master) to Re-timer or Re-driver (slave) I2C




GPIO





USB0 For USB4 HBR0 Retimer



Type-C Connector using 61-G2621-0240 , PM decide to this connector solution



USB1 For USB4 HBR1 Retimer







Parameter	Description	Min	Max	Units
T _{pw}	From VCC3P3_SX at 90% to RESET_N de-assertion	100	-	ns
T _{ppw}	From VCC1P8_SX at 90% to VCC3P3_SX at 90%	0	-	ns
Tr-Tf	RESET_N rise/fall time	0.1	500	ns
Ts	RESET_N setup time prior to VCC3P3_SX disconnect	500	-	ns
Th	RESET_N hold time after VCC3P3_SX disconnect	0.1	-	ns



USB0_ TCSS/TCP



USB1_ TCSS/TCP




P_+1V8_A_HBR0 HB JTAG (For debug)


HB JTAG is critical for debug




HB JTAG is critical for debug



HB JTAG is critical for debug




HB JTAG is critical for debug



HB JTAG is critical for debug



HB JTAG is critical for debug



HB JTAG is critical for debug



HB JTAG is critical for debug




HB JTAG is critical for debug



HB JTAG is critical for debug



HB JTAG is critical for debug



HB JTAG is critical for debug



HB JTAG is critical for debug



HB JTAG is critical for debug



HB JTAG is critical for debug



HB JTAG is critical for debug



HB JTAG is critical for debug



HB JTAG is critical for debug



HB JTAG is critical for debug



HB JTAG is critical for debug




HB JTAG is critical for debug



HB JTAG is critical for debug



HB JTAG is critical for debug



HB JTAG is critical for debug



HB JTAG is critical for debug



HB JTAG is critical for debug



HB JTAG is critical for debug



HB JTAG is critical for debug



HB JTAG is critical for debug



HB JTAG is critical for debug




HB JTAG is critical for debug




HB JTAG is critical for debug



HB JTAG is critical for debug



HB JTAG is critical for debug



HB JTAG is critical for debug



HB JTAG is critical for debug



HB JTAG is critical for debug



HB JTAG is critical for debug



HB JTAG is critical for debug



HB JTAG is critical for debug




HB JTAG is critical for debug




HB JTAG is critical for debug




HB JTAG is critical for debug



HB JTAG is critical for debug



HB JTAG is critical for debug



HB JTAG is critical for debug



HB JTAG is critical for debug



HB JTAG is critical for debug



HB JTAG is critical for debug



HB JTAG is critical for debug




HB JTAG is critical for debug





```
Input ----->
8V~20V
7.4A@Vin=20V,eff97.3%,PD_Buck_H=0.838W,PD_Buck_L=0.282W/per
18.75A@Vin=8V,eff95.94%,PD_Buck_H=0.858W,PD_Buck_L=0.912W/per
```



1. PIN4 VIN
2. PIN5 INTVCC(Internal LDO)
3. PIN6 EN
4. Output
5. PIN14 PG (Active low)



P +12V Specification: Vout: 12V Imax: 12A /144W Istep: 6A Slew Rate: 1A/uS TOB: + - 5.0% Switching Frequency per Phase: 201kHz	LT8390 Buck-boost controller VIN range 4~60V QFN 4mm x 5mm JA=43degC/W
---	---



Title	8-20V_3V5V/20A/16A-TPS51225		
Size A2	Document Number COM-IPC Mini Base	Rev A1	
Date:	Wednesday, May 21, 2025	Sheet	38 of 43

Power Source

Input ----->
3.3V

1.169A@Vin=3.3V, eff93.41%,PD=0.254W



Current below 0.94A, can use normal 0603 resistor
But side effect is voltage drop maximum=Io*50mohm&OCP damage


Output <-----




EN MPM3840 power sequence

1. VIN
2. EN
3. Output
4. PG

EN
Enable >1.2V
Disable <0.4V
ABS<6.5V



PG



MPM3840 Pin14, PG internal pull high 500kohm from VIN
Parallel external 10k, Rth=9.8kohm
If Vin = 5V0, insert 19.6kohm for Vpg=3.33V
If Vin = 3V3, No insert 19.6kohm for Vpg =Vin


PG notes
1. Do loading PG
2. Recommend insert 10k, increase sink capability
3. If PG sink capability not enough, please adjust divider resistance

P_+1V8 (MPM3840)

P_+1V8 Specification:

Vout: 1.8V
Imax: 2.0A
Istep: 1.0A
Slew Rate: 2.5A/uS
TOB: + - 5.0%
Switching Frequency per Phase: 1.2MHZ



MPM3840
VIN range 2.8~5.5V
Io maximum 4.0A
QFN 3.0mm x 5.0mm x 1.6mm (chock inside)
JA(JESD51-7)=46degC/W
JA(70%)=32.2degC/W
Thermal evaluate by JA(70%)





All SW/phase/BST net must avoid other net
Especially adjacent layer must GND

No.	Rail	Ra	Rb	Vout
	0.90V	100k	200k	0.900V
	1.00V	100k	150k	1.000V
	1.05V	100k	133k	1.051V
	1.10V	100k	120k	1.100V
	1.20V	100k	100k	1.200V
	1.24V	102k	95.3k	1.242V
	1.50V	100k	66.5k	1.502V
	1.70V	86.6k	47k	1.709V
*	1.80V	100k	49.9k	1.802V
	2.50V	105k	33k	2.509V
	2.57V	52.3k	16k	2.561V
	3.30V	102k	22.6k	3.308V



TYPE2	TYPE1	TYPE0	MEANING
NC	NC	NC	Mini Module 8-20V
NC	NC	GND	Reserved
NC	GND	NC	Reserved
NC	GND	GND	Clinet Module 8-20V
GND	NC	NC	Reserved
GND	NC	GND	Reserved
GND	GND	NC	Clinet Module 8-20V
GND	GND	GND	Clinet Module 12V




Carrier Board Screw Hole



COM-Express Screw Hole



M.2 slot Screw Hole



Vendor : ADLINK
Part Name : COM-HPC Mini Base board

Item	Date	Page	Change Description	PLM number
A1-1	Apr. 11, 2025	32	Fixed TBT function i. U3201 using FW. change from 72-24256-4610 to 60-77110-F010 ii. U9 using FW. change from 72-02580-1910 to 60-77110-F020 iii. R1018 change from NI to 0 ohm (64-R0005-4510)	DCN-064209
A1-2	Apr. 11, 2025	22	Fixed I2C_0 function i. Remove U75 ii. Stuff R2261 and R2262 (64-R0005-4400)	DCN-064209
A1-3	Apr. 11, 2025	22	Fixed I2C_1 function i. Remove U36 ii. Stuff R904 and R905 (64-R0005-4400)	DCN-064209
A1-4	Apr. 11, 2025	22	Fixed SMB function i. Remove U38 ii. Stuff R906 and R907 (64-R0005-4400)	DCN-064209
A1-5	Apr. 11, 2025	23	Using one power source (VCC_BOOT_SPI) i. Remove R504	DCN-064209
A1-6	Apr. 11, 2025	10	Fixed COM1 function i. Remove R1331 ii. Add R1332. (change from NI to 0 ohm (64-R0005-4400))	DCN-064209
A1-7	Apr. 11, 2025	10	Fixed COM2 function i. Remove R1318 ii. Add R1319. (change from NI to 0 ohm (64-R0005-4400))	DCN-064209
A1-8	Apr. 11, 2025	11	Fixed passive DP dongle i. Add R876. (change from NI to 0 ohm (64-R0005-4400))	DCN-064209
A1-9	Apr. 11, 2025	22	Fixed GSPI function i. Add R1347. (change from NI to 0 ohm (64-R0005-4510))	DCN-064209
A1-10	Apr. 11, 2025	40	Enable 3V3SB i. Add PR4624. (change from NI to 100k (64-10035-4420))	DCN-064209
A1-11	Apr. 11, 2025	11	Enable DP HPD i. Add R50. (change from NI to 0 ohm (64-R0005-4400))	DCN-064209
A1-12	Apr. 11, 2025	12	Enable eDP HPD i. Add R3396. (change from NI to 0 ohm (64-R0005-4400))	DCN-064209
A1-13	Apr. 11, 2025	08, 17	Fixed level shift issue i. U1702 change LSF0204GU12(73-00204-01Z0) to TXS0104ERUTR (73-00104-04Z0) ii. U1847 change LSF0204GU12(73-00204-01Z0) to TXS0104ERUTR (73-00104-04Z0) iii. U1848 change LSF0204GU12(73-00204-01Z0) to TXS0104ERUTR (73-00104-04Z0) iv. U1849 change LSF0204GU12(73-00204-01Z0) to TXS0104ERUTR (73-00104-04Z0) v. U1850 change LSF0204GU12(73-00204-01Z0) to TXS0104ERUTR (73-00104-04Z0) vi. U1853 change LSF0204GU12(73-00204-01Z0) to TXS0104ERUTR (73-00104-04Z0)	DCN-064209
A1-14	Apr. 22, 2025	17	Fixed Front panel audio connector issue Remove F_AUD (21-6110E-2050)	DCN-064307
A1-15	Apr. 22, 2025	16	Remove unless SIO switch jump pin i. Remove JP43 (21-6110E-1030) ii. Remove JP43_1 (25-10051-1020)	DCN-064307
A1-16	Apr. 22, 2025	08	Fix P_+1V8 leakage voltage i. Remove R1213 (64-10025-4410) ii. Remove R1215 (64-10025-4410)	DCN-064307
A1-17	May. 20, 2025	22	Fix P_+1V8SB leakage voltage i. Remove R834 (64-10015-4490) ii. Remove R835 (64-10015-4490) iii. Remove R1344 (64-10015-4490) iv. Remove R1345 (64-10015-4490) v. Remove R836 (64-10015-4490) vi. Remove R837 (64-10015-4490)	DCN-064611
A1-18	May. 20, 2025	07	Enable wide range input design i. Remove R911 (64-R0005-4400) ii. Add R596 (change from NI to 4.7k (64-47015-4490))	DCN-064611
A1-20	May. 20, 2025	16	Remove buzzer support i. Remove BUZZER1 (23-50005-0000) ii R495 change from 2.2k (64-22015-4520) to 33 ohm (64-33R05-3550) iii. Add R496 (change from NI to 4.7k (64-47015-4490))	DCN-064611
A1-21	May. 28, 2025	08, 18, 20	Modify the PCIE CLK topology. (Using CLK Buffer as source to the PCIE device, reserved the REFCLK IN pin of ROW ABCD for future design) i. Remove 0 ohm (64-R0005-4400) (R3381, R3378, R3379, R3374, R3371, R3372, R3412, R3413, R3380, R3410, R3411) ii Add 0 ohm (64-R0005-4400) (R3382, R1224, R1223, R3375, R1190, R1191, R1153, R1152)	DCN-064698