

# CONTENTS

## *Page List*

Page	Content
01	CONTENTS
02	BLOCK DIAGRAM
03	POWER TREE
04	COM EXPRESS TYPE 10 CONNECTOR
05	CPLD
06	AUDIO CODEC
07	GbE ETHERNET MAC+PHY1
08	RJ45 CONNECTORS
09	MINIPCIE EXPRESS
10	PCIE BUFFER
11	USB AND SATA CONNECTOR
12	DP CONNECTOR AND SD CARD CONNECTOR
13	HDMI CONNECTOR
14	SMART-BATTERY-POWER
15	5V AND 3.3V POWER SUPPLY
16	1.5V POWER SUPPLY
17	MECHANICAL
18	BLANK
19	REVISION HISTORY
20	VCC5V0_STB_POWER_SUPPLY
21	DC_IN_12V_POWER_SUPPLY

SHUNT TABLE			
P/N	QUANTITY	DESCRIPTION	LOCATIONS
25-14001-1020	13	CONN, SHUNT, 2.54MM PITCH, ROHS	JP1 - SHUNT "S_JP1" BRIDGES PIN 1-2 JP2 - SHUNT "S_JP2" BRIDGES PIN 1-2 JP3 - SHUNT "S_JP3" BRIDGES PIN 1-2 JP4 - SHUNT "S_JP4" BRIDGES PIN 1-2 JP5 - SHUNT "S_JP5" BRIDGES PIN 1-2 JP6 - SHUNT "S_JP6" BRIDGES PIN 2-3 JP7 - SHUNT "S_JP7" BRIDGES PIN 1-2  JPX1 - SHUNT "S_JPX1" BRIDGES PIN 2-3 JPX2 - SHUNT "S_JPX2" BRIDGES PIN 1-2 JPX3 - SHUNT "S_JPX3" BRIDGES PIN 1-2  JPX4 - SHUNT "S_JPX4" BRIDGES PIN 1-2 JPX5 - SHUNT "S_JPX5" BRIDGES PIN 1-2 JPX8 - SHUNT "S_JPX8" BRIDGES PIN 1-2
25-10013-1020	1	CONN, SHUNT, 2.00MM PITCH, ROHS	JPX7 - SHUNT "S_JPX7" BRIDGES PIN 1-2

- A2 Modify:
1. Change page14 content to SMART-BATTERY-POWER
  2. Change page15 content to 5V\_AND\_3.3V\_AUX\_POWER\_SUPPLY
  3. Add page20 with content VCC5V0\_STB\_POWER\_SUPPLY
  4. Add page21 with content DC\_IN\_12V\_POWER\_SUPPLY
  5. Shunt table update  
 Correct P/N to 25-14001-1020  
 Correct DESCRIPTION to 2.54mm pitch  
 Add JPX1-5 location and updated total quantity to 12
  6. Add SMBUS address tabel
  7. Change Page 16 content to 1.5V POWER SUPPLY

### *SMBus Address*

Device	Address
ETH1	63h
9DB403	43h
9DB433	DCh / DDh
AD5301	1Ah
IO EXPENDER	42h
MINI-PCIE1	NA
MINI-PCIE2	NA

9F, 166, JianYi rd, ChungHo city,  
 Taipei 235, Taiwan, ROC  
 TEL: +886-2-82265877  
 FAX: +886-2-82265717  
<http://www.adlink.com.tw>


---

**CONTENTS**

Title	<b>CONTENTS</b>	Rev	<b>B1</b>
Size	Document Number	Date	Sheet
A3	<b>MiniBase-10R</b>	Monday, July 21, 2014	1 of 21

# BLOCK DIAGRAM

21N22564-08S10B-01G-6/3-G



9F, 166, JianYi rd, ChungHo city, Taipei 235, Taiwan, ROC  
 TEL: +886-2-82265877  
 FAX: +886-2-82265717  
<http://www.adlink.com.tw>

**ADLINK TECHNOLOGY INC.**

Title: **BLOCK DIAGRAM**


Size: A3 Document Number: **MiniBase-10R** Rev: **B1**

Date: Friday, September 26, 2014 Sheet 2 of 21


# POWER TREE

Module Max Power - 20Watts


Carrier Board Max Power - 60Watts??



\* current consumption for 5.3V input is shown



## POWER SEQUENCE











**ADLINK**  
TECHNOLOGY INC.

9F, 166, JianYi rd, ChungHo city,  
Taipei 235, Taiwan, ROC  
TEL: +886-2-8226577  
FAX: +886-2-82265717  
<http://www.adlink.com.tw>

Title: <b>POWER &amp; RESET SCHEME</b>		
Size: A3	Document Number: <b>MiniBase-10R</b>	Rev: <b>B1</b>
Date: Monday, July 21, 2014	Sheet: 3	of 21

# COM EXPRESS TYPE 10 CONNECTOR


## TYPE 10 BASE BOARD CONNECTOR




BIOS_DIS#	BIOS_DIS#	SPI_SEL
1	1	Module SPI
1	0	Carrier SPI

ADLINK TECHNOLOGY INC.  
 9F, 166, JianYi rd, ChungHo city, Taipei 235, Taiwan, ROC  
 TEL: +886-2-82265877  
 FAX: +886-2-82265717  
 http://www.adlink.com.tw


CPLD




SMBUS Translator for Charger, SMBUS & I2C HEADER




CPLD JTAG




SEVEN SEGMENT LED




SD CARD CONNECTOR



GPIO EXPANDER




IO HEADER



**ADLINK TECHNOLOGY INC.**  
 9F, 166, JianYi rd, ChungHo city, Taipei 235, Taiwan, ROC  
 TEL: +886-2-82265877  
 FAX: +886-2-82265717  
 http://www.adlink.com.tw

## 2 CHANNEL CODEC




## COM PORTs AND CAN BUS HEADER

A2 Modify:  
Add CAN bus selection on UART1, default set UART1.

	UART1 (*)	CAN
SWX1.1	ON	OFF
SWX1.2	ON	OFF

### RS232 LEVEL CONVERTOR




### CAN


### COM1

### COM2

## AUDIO JACK





## SPDIF OUT





# PCIE BASED MAC+PHY (ETHERNET1)

## Power Sequencing




The LAN controller UX5 only can be disabled by PCI-E Lane 1 from Module but MDI can't be disabled in current circuit design therefore you still can see the LED light on RJ-45 connector JX4 after plug in cable, it can be disabled after add a GPIO pin from CPLD U4 or from GPIO expander UX3 to pull low the pin 28 DEV\_OFF of UX5.




If the NCSI\_ARB\_IN (43) and NCSI\_ARB\_OUT(44) are not used connect them to a 10k pull-up resistor.

For normal functional mode pull-down pin TEST\_EN(29) through 1 kΩ resistor to ground.

Pop PD\_33K: JTAG interface Enable  
De-pop PD\_33K: JTAG interface Disable




Termination Resistors range: 0Ω to 50Ω




PU 33K: NVM security Enable  
PD\_3\_3K: NVM security Disable

B1 Modified@2014/07/10



Pull-up LAN\_PWR\_GOOD(1) to with a 3.3 K resistor to the 3.3 V. The exact 3.3 K resistor value of the pull-up is not critical. 0Ω to 10Ω value can be used.



**ADLINK TECHNOLOGY INC.**  
9F, 166, JianYi rd, ChungHo city, Taipei 235, Taiwan, ROC  
TEL: +886-2-82265877  
FAX: +886-2-82265717  
http://www.adlink.com.tw


Title: **GbE ETHERNET MAC+PHY1**

Size A3 Document Number: **MiniBase-10R** Rev: **B1**


Date: Wednesday, December 31, 2014 Sheet 7 of 21

## Ethernet Jack1 (Carrier) and Dual USB2.0 Connector


B1 Modified@2014/06/19



## USB ESD & COMMON MODE CHOKE




## USB Current Protection




## RJ-45 Receptacle (ACT-LED) for Ethernet Jack0 (Module)

B1 Modified@2014/07/09




## Ethernet Jack0 (Module) 100/1000 Select



## Ethernet Jack0 (Module)

B1 Modified@2014/07/09




9F, 166, JianYi rd, ChungHo city,  
Taipei 235, Taiwan, ROC  
TEL: +886-2-82265877  
FAX: +886-2-82265717  
<http://www.adlink.com.tw>

Title		RJ45 CONNECTORS	
Size	A3	Document Number	MiniBase-10R
Date:	Wednesday, October 08, 2014	Sheet	8 of 21
Rev	B1		



# MINI PCIE CONNECTORS

## MINI PCIE MSATA SELECTION MUX



X = Don't care.



XSD	SEL	Function	
HIGH	X	An, Bn and Cn pins are high-Z	(DEFAULT)
LOW	LOW	An to Bn and vice versa	(mini-PCIE)
LOW	HIGH	An to Cn and vice versa	(mSATA)

mSATA Receiver differential signal pair define is different to mini-PCIE connector define. (should be swap on U7 input)

mSATA pin define for XSD (P21) and SEL (P43)


P23	+B	Host Receiver Differential Signal Pair
P24	+3.3V	3.3V Source
P25	-B	Host Receiver Differential Signal Pair


P21	GND	Return Current Path
P43	Device Type	Shall be a No Connect on mSATA Devices <sup>4</sup>



**ADLINK**  
TECHNOLOGY INC.  
9F, 166, JianYi rd, ChungHo city,  
Taipei 235, Taiwan, ROC  
TEL: +886-2-82265877  
FAX: +886-2-82265717  
http://www.adlink.com.tw

# CLOCK BUFFER AND SD CARD CONNECTOR










9F, 166, JianYi rd, ChungHo city,  
Taipei 235, Taiwan, ROC  
TEL: +886-2-8226577  
FAX: +886-2-82265717  
<http://www.adlink.com.tw>

Title <b>CLOCK BUFFER</b>		
Size A3	Document Number <b>MiniBase-10R</b>	Rev <b>B1</b>
Date: Monday, July 21, 2014	Sheet 10	of 21



# USB AND SATA CONNECTORS



## ESD DIODE (USB3.0)



## MINI USB (CLIENT)



**ADLINK TECHNOLOGY INC.**




9F, 166, JianYi rd, ChungHo city, Taipei 235, Taiwan, ROC  
TEL: +886-2-82265877  
FAX: +886-2-82265717  
http://www.adlink.com.tw

Title: **USB AND SATA CONNECTORS**


Size: A3 Document Number: **MiniBase-10R** Rev: **B1**

Date: Wednesday, October 08, 2014 Sheet 11 of 21

# DP CONNECTOR



## ESD PROTECTION



		9F, 166, JianYi rd, ChungHo city, Taipei 235, Taiwan, ROC TEL: +886-2-82265877 FAX: +886-2-82265717 <a href="http://www.adlink.com.tw">http://www.adlink.com.tw</a>	
		Title <b>DP CONNECTOR</b>	
Size	Document Number	Rev	
A3	<b>MiniBase-10R</b>	B1	
Date:	Monday, July 21, 2014	Sheet	12 of 21




A2 Modify:  
 Remove LVDS to HDMI item.  
 BOM:  
 Remove: J11  
 Remove: U13, U22, U23, U26  
 Remove: R178-R179, R207-209  
 Remove: CE9, C56-57, C59, C60-62, C66-68

A2 Modify:  
 1. Change R216, R219, JP6.1 power from DC\_OUT\_9-16V to VCC5V0  
 2. Change backlight 12V power design to 3.3V  
 3. Change net I2C\_SCL to I2C\_SCL\_CB  
 4. Change net I2C\_SDA to I2C\_SDA\_CB  
 5. Change J8 to JX8 (61-65105-2150)  
 6. Combine HB (21-65108-2040) to JX8  
 7. Add 1 pin with VCC3V3 for panel EDDID  
 8. Change R211 package size from R0402 to R0603


**LVDS Backlight Control**

**Panel EDID power**

**LVDS/eDP Connector**




JP3 (BRIGHTNESS CONTROL)	
1-2	Voltage level
2-3	PWM




R227 100K ±1% +DP\_HPD  
 Optional for eDP hot piut (default DNP)

**BRIGHTNESS CONTROL**

I2C ADD: 0001101b (0x1Ah)



JP7 (BRIGHT PWM SOURCE)		
1-2	GPU	
2-3	LVDS I2C	







- A2 Modify:
1. Change ITC3728 to ITC3789 (VCC5V0\_STB) and TPS53318 (VCC3V3\_STB)
  2. Add PMOS to switch VCC3V3 when power up
  3. Loaded R63 to solve Express-TCR boot fail problem
  4. Change Q11 softstart to R/C to reduce inrush current when switching on
  5. Add an offpage symbol from POWER\_EN to QX1.4 for ATX mode

- BOM remove:
1. U8 (76-03728-5280)
  2. Q15, Q16, Q21, Q22 (84-09003-0360)
  3. D8, D9 (83-R2003-0810)
  4. L2 (68-47210-1170)
  5. L3 (68-10310-1000)
  6. TP27, TP28
  7. Q9 (84-07002-0310)
  8. CB51, CB52, CB67, CB76, CB77 (80-33612-1680)
  9. CB66, CB92 (78-22622-2240)
  10. CB53, CB91 (78-10622-2260)
  11. C46 (80-33713-6780)
  12. CB78 (78-47522-2640)
  13. CB54, CB72, CB85, CB87, CB93 (78-10524-2640)
  14. C45, CB68, CB69, CB80, CB84 (78-10421-2440)
  15. CB70, CB71, CB79, CB93 (78-10224-2460)
  16. CB73, CB82 (78-12124-2470)
  17. R104, R133, R138 (63-15303-4410)
  18. R124, R125, R130 (63-10303-4410)
  19. R110 (64-380105-2100)
  20. R175 (64-R0205-1610)
  21. R128 (64-10R05-4490)
  22. R118 (64-12115-4490)
  23. R163 (64-20015-4490)
  24. R103, R129 (64-49915-4420)
  25. R169 (64-63415-4490)
  26. R112 (64-64915-4410)
  27. R97, R102, R121, R122, R132, R142, R143 (63-R0003-4420)
  28. R98 (63-10203-4410)


## VCC3V3\_STB POWER SUPPLY






## VCC3V3 SWITCHING MOSFET



## VCC5V0 SWITCHING MOSFET



## Carrier Board Power OK




COM.0 Rev.2.1 Note:  
Type 10 Modules shall pull this pin to ground through a 47k resistor.

# 1.5V POWER SUPPLY

Keep the input and output current loops separate from each other as much as possible. Keep sensitive signals away from the power supply circuit.

## 1.5V SWITCHING REGULATOR

Keep the input circuit of any converter away from the output circuit of any other converter.



A2 Modify:

1. Remove VCC2V5 circuit sense SDVO to DVI has removed. (design change)
2. Used PUX2(TPS53318) power solution to instead of U13 power design.
3. U11 footprint and symbol (U11.4 need connect to Vout)
4. Replace CB95(C0603/X5R) to PCX23(C0805/X7R)
5. Replace CB81,CB86(C0805/X5R) to PCX88,PCX89(C1206/X7R)
6. Remove TP16 useless item.
5. Add net name for VS0-2,POK and EN.


BOM change:

1. Remove: U17,R215,C69,C72,CB105,CB107,CB108,CB118
2. Remove U13,C54,C55,CB96,CB97,CB98,CB99,CB100,CB101,CB102,TP17
3. Remove R176,R177,R182,R183,R186,R187,R188,R194,R195,R196




A2 Modify: (SCH)  
 1. Correct board mounting holes from MH2,MH3,MH7,MH8 to MH1,MH2,MH7,MH8

### BOARD MOUNTING HOLES




### MINI PCIE1 FIXED HOLES




A2 Modify:  
 1. Correct board mounting holes from MH1,MH4,MH5,MH6 to MH3,MH4,MH5,MH6 (SCH)  
 2. Change module mounting holes size (sample as Express-Base, footprint change)  
 Standoff P/N: 33-72000-0080


### MODULE MOUNTING HOLES




### MINI PCIE2 FIXED HOLES



A2 Modify:  
 1. Add MH9 and MH10 for J2 (co-layout)  
 2. Add MH11 and MH12 for J5 (co-layout)  
 Standoff P/N: 33-72013-1P50

		9F, 166, JianYi rd, ChungHo city, Taipei 235, Taiwan, ROC TEL: +886-2-82265877 FAX: +886-2-82265717 <a href="http://www.adlink.com.tw">http://www.adlink.com.tw</a>	
		<b>MECHANICAL</b>	
Title	Document Number		Rev
A3	MiniBase-10R		B1
Date:	Monday, July 21, 2014	Sheet	17 of 21

This page has been intentionally left blank!!

		9F, 166, JianYi rd, ChungHo city, Taipei 235, Taiwan, ROC TEL: +886-2-82265877 FAX: +886-2-82265717 <a href="http://www.adlink.com.tw">http://www.adlink.com.tw</a>	
Title		<b>BLANK</b>	
Size	Document Number	Rev	
A3	<b>MiniBase-10R</b>	B1	
Date:	Monday, July 21, 2014	Sheet	18 of 21

# REVISION HISTORY

REVISION	DATE	CHANGES	REVISION	DATE	CHANGES
A1	JAN-11-2012	Initial Release	A2	FEB-1-2013	<p>10. Correct J11 from 61-H2R03-0190 to 61-H2R03-1900 to solve SMT problem <span style="float: right;">P.13</span>            Correct H8 symbol pin define and footprint to solve backlight control issue            Change R216,R219,JP6.1 power source from DC_OUT_9-16V to DC_OUT_9-16V_M  <b>BOM change:</b>            a. Replace J11 from 61-H2R03-0190 to 61-H2R03-1900</p> <p>11. Add a pull up resistor to VCC on SOFTSTART1 for discharge to solve cold-boot issue at AT mode <span style="float: right;">P.15</span>            Populate R63 to solve system boot-up/working abnormal issue            Add R/C softstart on Q11 gate to reduce inrush current when VCC_5V0 switching on            Add an offpage symbole from POWER_EN to QX1.4 for ATX mode            Increase trace wide for Q21.3/Q15.3 to GND to solve four-corner failed issue (layout)            Correct D8,D9 footprint from SMD-VMN2 to SDIO_SOD523_SC79 to solve solder issue  <b>BOM change:</b>            a. Add RX4: 64-10045-4490 (1M ohm, R0402) RX5: 64-47015-4490 (4.7K R0402)            b. Replace C32 from 78-10421-2440(0.1uF) to 78-10521-0560(1uF)            c. Delete R98: 63-10203-4410 (1K ohm, R0402, DNP) R104: 63-15303-4410 (15K ohm, R0402)</p> <p>12. Correct board mounting holes from MH2,MH3,MH7,MH8 to MH1,MH2,MH7,MH8 (SCH) <span style="float: right;">P.17</span>            Correct board mounting holes from MH1,MH4,MH5,MH6 to MH3,MH4,MH5,MH6 (SCH)            Change module mounting holes size thant same as Express-Base (footprint change)            Add new fixed pad with H=1.5mm standoff(33-72013-1P50) for J2 and J5(co-layout)  <b>BOM change:</b>            a. Add J2-J5: 33-72013-1P50 (H=1.5mm standoff)            b. Replace MH3-MH6 from MH236X106PL to NUT4D2_7 (footprint change)</p> <p>13. Add PUX1 Buck-Boost power controller for FAN and LVDS backlight. <span style="float: right;">P.04 P.13</span>  <b>BOM change:</b>            a. Add PUX1: 74-03789-08R0 PUX1,PQX2: 84-87350-03A0            PDX1: 83-R2003-0810 PDX2,PDX3: 83-1R004-02G0            PDX4,PDX5: 83-3R004-09M0 PLX2: 68-22210-11Q0            PLX1,PLX3: 68-10110-10Q0 PCX1: 78-10422-24A0 (0.1u/25v, C0402)            PCX2,PCX3,PCX4: 78-10622-21B0(10u/25v, C1206)            PCX5,PCX6: 78-10522-2540(1u/25v, C0603) PCX7: 78-10322-2400 (0.01u/50v, C0402)            PCX8: 78-10224-2400 (1000p/50v, C0402) PCX9: 78-47322-24B0 (0.047u/25v, C0402)            PCX10,PCX13: 78-22422-25B0 (0.22u/25v, C0402) PCX12: 78-10623-2640 (10u/10v, C0805)            PCX14: 78-39134-14B0 (390p/50v, C0402) PCX15: 78-18224-24B0 (1800p/50v, C0402)            PCX16,PCX21: 78-10421-2440 (0.1u/16v, C0402))  <span style="color: red;">unfinished</span></p>
A2	FEB-1-2013	<p>1. Correct U9.13 from GND to CB_RESET_N to solve H6 workless issue <span style="float: right;">P.04</span>            Correct FAN_IN to Q8.3, DC_OUT_9-16V to Q8.2 to solve FAN speed issue            Change R91 power source from DC_OUT_9-16V to DC_OUT_9-16V_M            Correct H3 symbol pin define and footprint to solve FAN connector reverse issue            Used the same pin wide lines to instead of the VCC5V0_STB and DC_OUT_9-16V_M power shapes (layout)            Change J4 VCC power source from DC_OUT_9-16V to DC_OUT_9-16V_M            Replace S1-S4 to general DIP component by purchase requirement (footprint change)            Remove R159 and NET:LPC_CLK_DBG sense H6 has removed.  <b>BOM change:</b>            a. Replace S1-S4 from 62-49020-0000(SMT) to 22-48000-0010(DIP)            b. Remove R159: 64-33R05-4490(33 ohm, R0402)</p> <p>2. Add 2 jumper selection to switch AT/ATX <span style="float: right;">P.04 P.14</span>            Replace all jump size to pitch 2.54mm to solve production issue  <b>BOM change:</b>            a. Add JPX2,JPX3: 21-6110E-1030 S_JPX2,S_JPX3: 25-14001-1020            b. Replace S_JP1-S_JP7 from 25-10013-1020 to 25-14001-1020</p> <p>3. Correct U15 and U16 to solve boot up failed problem <span style="float: right;">P.05</span>            Remove H6 sense it already has LPC-CPLD to decode message.  <b>BOM change:</b>            a. Replace U15 from 73-00102-00Z0 to 74-00102-08Z0 U16 from 73-00104-00Z0 to 73-00104-01Z0            b. Remove H6: 61-7540B-2050</p> <p>4. Correct audio jack symbol and JDREF design to solve soundless problem <span style="float: right;">P.06</span>  <b>BOM change:</b>            a. Replace J15(21-92001-0090) to JX1(20-92000-0090) J16(21-92041-0050) to JX2(20-92080-0050)            R26 from 10K(64-10025-4490) to 5.1K(64-51015-4490)            R25 from 1K(63-10203-4410) to 10K(64-10025-4410)            b. Add RX1(64-20025-4420) for JDREF(U2.40)</p> <p>5. Replace J12 and J14 to solve LAN LED working abnormal problem <span style="float: right;">P.08</span>            Change USB2/USB3 power source from VCC5V0 to VCC5V0_STB to solve system auto wake up issue when entering to S3 mode  <b>BOM change:</b>            a. Replace J12(21-F2010-0240) to JX4(21-F2020-0220) J14(21-92002-0140) to JX3(21-92000-0140)</p> <p>6. Correct J7.11 from dummy to GND to solve detection problem (layout) <span style="float: right;">P.10</span>            Add multil selection for U10 to support both 9DB403(0~70 degree) and 9DB433(-40~85 degree)  <b>BOM change:</b>            a. Replace R161 from 1K(63-10203-4410) to 10K for 9DB433            b. DNP R6,R140,R167,R170: 63-10303-4410(10K ohm, R0402) R135: 63-10203-4410(1K ohm, R0402)            c. Add RX10,RX13: 63-R0003-4510(0 ohm, R0603) RX11,RX12: (10K ohm, R0402)</p> <p>7. Change USB0/USB1/USB7 power source from VCC5V0 to VCC5V0_STB to solve system auto wake up issue when entering to S3 mode (layout) <span style="float: right;">P.11</span></p> <p>8. Correct ESD component from to to solve VCC_5V0 leakage when plug-in external DVI Video cable <span style="float: right;">P.12</span>  <b>BOM change:</b>            a. Replace P6,P6,P8(69-91053-0000) to PX1,PX2,PX3(69-91026-0K10)</p> <p>9. Correct BATT1 and BATT2 implementation to solve battery charging control issue. <span style="float: right;">P.14</span>            Change J1 to JX1 for standard.            Add a PMOS control circuit to solve ATX mode control issue            Add a discharger circuit to solve DC_OUT_9-16V_M discharge too long problem.            Add JPX1 for VLIM selection            Correct L1 value from 0.47uH to 10uH for 4A current limit requirement.  <b>BOM change:</b>            a. Replace L1 from 68-47110-1070 to 68-10310-13Q0 J11 from 61-H2R03-0190 to 61-H2R03-1900            J1(20-42001-0040) to JX5(20-92040-0030)            R51,R52 from 64-54R95-1410(54.9E) to 64-54915-4410(54.9K)            b. Add RX6: 64-10015-4510 (1K ohm, R0603) RX3,RX7: 64-10025-4410 (10K ohm, R0402)            RX8: 64-47015-4490 (4.7K ohm, R0402) RX2,RX9: 64-10035-4420 (100K ohm, R0402)            BCX1: 78-10524-2640 (1uF/50V, C0805) QX1: 84-04435-0380 (PMOS, Si4435DDY)            QX2: 84-07002-0310 (NMOS, 2N7002) QX3: 84-00138-0310 (NMOS, BSS138L1G)            UX1: 73-07414-0D00 (single schmitt-trigger invertor gate, 74AHC1G14)            JPX1: 21-6110E-2040 (2*4 pin header)</p>			


9F, 166, JianYi rd, ChungHo city,  
Taipei 235, Taiwan, ROC  
TEL: +886-2-82265877  
FAX: +886-2-82265717  
<http://www.adlink.com.tw>

---

Title: **REVISION HISTORY**

Size	Document Number	Rev
A3	<b>MiniBase-10R</b>	B1
Date:	Monday, July 21, 2014	Sheet 19 of 21

5. 3~12V



$$V_{out} = 0.8 \times (1 + R_H/R_L)$$

$$0.8 \times (1 + 30.1k/15.6k) = 5.1V$$

RUN, PGOOD Voltage .....6V to -0.3V  
 $V_{run(on)} = 1.22V$   
 $V_{dc-source} = 5V \text{ to } 20V$   
 $V_{run} = V_{dc-source} \times [RX2 / (RX1 + RX2)]$   
 $20 \times [15k / (15k + 39k)] = 5.55V$   
 $5 \times [15k / (15k + 39k)] = 1.38V$

**Programming Input/Output Current Limit**  
 The input/output current limit is set by the ILIM pin for 50mV, 100mV or 140mV with ILIM pulled to the GND, floating, or tied to INTVCC, respectively.

**Fault Conditions: Current Limit and Current Foldback**  
 The maximum inductor current is inherently limited in a current mode controller by the maximum sense voltage. In the boost region, maximum sense voltage and the sense resistance determine the maximum allowed inductor peak current, which is:

$$I_L(MAX,BOOST) = 140mV/RSENSE$$



In the buck region, maximum sense voltage and the sense resistance determine the maximum allowed inductor valley current, which is:

$$I_L(MAX,BUCK) = 90mV/RSENSE$$


Title			Rev		
VCCSV0_STB_POWER_SUPPLY			B1		
Size	Document Number				
A2	MiniBase-10R				
Date	Monday, July 21, 2014	Sheet	20	of	21

Standard VR Schematic Description  
 Vin Range = 13.0 V ~ 15.0 V  
 Vout = 12.0 V  
 I<sub>max</sub> = 7.0 A  
 Input Ripple Current = 3.42 A  
 Output Ripple Current = 2.35 A  
 OCP Setting = 9.1 A  
 Ripple Voltage = 33.19 mV  
 Soft-Start Time = 15.8 ms  
 Switching Frequency = 400.0 kHz

### DC JACK



ADLINK TECHNOLOGY INC.  
 9F, 166, JianYi rd, ChungHo city, Taipei 235, Taiwan, ROC  
 TEL: +886-2-82265777  
 FAX: +886-2-82265717  
 http://www.adlink.com.tw